networking-forum.com
Community BlogCommunity Wiki * Register  * Search  * Login
View unanswered postsView active topics

All times are UTC - 6 hours [ DST ]



Post new topic Reply to topic  [ 22 posts ]  Go to page 1, 2  Next
Author Message
PostPosted: Wed Feb 01, 2012 9:08 am 
Offline
Member
Member

Joined: Fri Dec 17, 2010 3:56 am
Posts: 156
Hi guys

i know that the clock speed of CPU must be faster than data transfer to make synchronization and
as we know that maximum clock speed of CPU is 4 GHZ

there was 10 gigabit Ethernet,
which mean that it faster than CPU clock about 2.5 times if we have CPU has a 4 GHZ clock

how transfer data(bit rate) can be faster than CPU clock?


Top
 Profile  
 
PostPosted: Wed Feb 01, 2012 9:38 am 
Online
Post Whore
Post Whore
User avatar

Joined: Tue Aug 21, 2007 2:15 pm
Posts: 8292
Location: Frederick MD
Certs: Instanity
if the CPU is a 128 bit CPU, the processor is writing 128 bits to the data bus at a time.

I think you are mixing up Gigahertz and Gigabits

_________________
"If you're good at anticipating the human mind. It leaves nothing to chance."
-Jigsaw


Top
 Profile  
 
PostPosted: Wed Feb 01, 2012 10:16 am 
Offline
Member
Member

Joined: Fri Dec 17, 2010 3:56 am
Posts: 156
ristau5741 wrote:
I think you are mixing up Gigahertz and Gigabits

no i know they different

ristau5741 wrote:
if the CPU is a 128 bit CPU, the processor is writing 128 bits to the data bus at a time.


if CPU can read or write(send/receive) 128 bit per cycle
that mean the CPU can send or receive maximum [4 *(10^9)*128] bit=512 Gbps
but this only can happen when the data( send or receive) in parallel(sending 128 bit at same time)


but when the data send in serial(bit by bit) as in Ethernet,
the CPU can maximum receive [4 *(10^9)*1] bit=4 Gbps


Top
 Profile  
 
PostPosted: Wed Feb 01, 2012 10:45 am 
Offline
CCIE #38070
CCIE #38070
User avatar

Joined: Wed Jun 18, 2008 7:49 am
Posts: 12429
Location: London, UK
Certs: CCIE ,CC-NP/IP, JNCIP-SP, JNCIS-ENT, BC-/SPNE/NP
Why does the cpu need to get involved?

_________________
www.mellowd.co.uk/ccie/


Top
 Profile  
 
PostPosted: Wed Feb 01, 2012 10:52 am 
Offline
Member
Member

Joined: Fri Dec 17, 2010 3:56 am
Posts: 156
mellowd wrote:
Why does the cpu need to get involved?

ok let talk about network interface card(NIC) this also need clock to synchronous its operation
any logic circuit need clock for synchronization except combinatorial circuit(not use in network communication)


Top
 Profile  
 
PostPosted: Wed Feb 01, 2012 11:18 am 
Online
Post Whore
Post Whore
User avatar

Joined: Tue Aug 21, 2007 2:15 pm
Posts: 8292
Location: Frederick MD
Certs: Instanity
in Ethernet 10Mb, the NIC is writing ~10 million bits to the wire per second.
in Fast Ethernet 100Mb, the NIC is writing ~100 million bits to the wire per second.
in Gig Ethernet 1000MB, the NIC is writing ~1000 million bits to the wire per second

_________________
"If you're good at anticipating the human mind. It leaves nothing to chance."
-Jigsaw


Top
 Profile  
 
PostPosted: Wed Feb 01, 2012 11:29 am 
Offline
Member
Member

Joined: Fri Dec 17, 2010 3:56 am
Posts: 156
ristau5741 wrote:
in Ethernet 10Mb, the NIC is writing ~10 million bits to the wire per second.
in Fast Ethernet 100Mb, the NIC is writing ~100 million bits to the wire per second.
in Gig Ethernet 1000MB, the NIC is writing ~1000 million bits to the wire per second


in 10 Gig Ethernet 10Gb, the NIC is writing ~10 billion bits to the wire per second
that mean at least we need 10 GHZ clock in the NIC


Top
 Profile  
 
PostPosted: Wed Feb 01, 2012 11:38 am 
Offline
Member
Member
User avatar

Joined: Fri Apr 29, 2011 8:26 pm
Posts: 179
Location: Dallas
Certs: CCNP, CCIP, JNCIA, M&M, PB&J, etc.
mellowd wrote:
Why does the cpu need to get involved?


Do you hint at 'asic'?


Top
 Profile  
 
PostPosted: Wed Feb 01, 2012 11:44 am 
Offline
Member
Member

Joined: Fri Dec 17, 2010 3:56 am
Posts: 156
timhalo wrote:
mellowd wrote:
Why does the cpu need to get involved?


Do you hint at 'asic'?

asic or fpga also need clock for synchronization when dealing with network


Top
 Profile  
 
PostPosted: Wed Feb 01, 2012 12:02 pm 
Offline
Post Whore
Post Whore
User avatar

Joined: Mon Jan 17, 2005 11:01 pm
Posts: 5148
Location: Canada eh
Certs: 350-001, CCNP, CXFF, ITILv3F
class wrote:
in 10 Gig Ethernet 10Gb, the NIC is writing ~10 billion bits to the wire per second
that mean at least we need 10 GHZ clock in the NIC

Since when do CPU's deal with one bit per clock cycle? Last time I checked it was either 32 or 64 bits per cycle for most architectures.

_________________
blog.brokennetwork.ca


Top
 Profile  
 
PostPosted: Wed Feb 01, 2012 12:12 pm 
Offline
Member
Member

Joined: Fri Dec 17, 2010 3:56 am
Posts: 156
Infinite wrote:
class wrote:
in 10 Gig Ethernet 10Gb, the NIC is writing ~10 billion bits to the wire per second
that mean at least we need 10 GHZ clock in the NIC

Since when do CPU's deal with one bit per clock cycle? Last time I checked it was either 32 or 64 bits per cycle for most architectures.

yes that right
but in this case the CPU send 32 bit at one time(parallel) to memory for example

but in network CPU(or NIC) send data bit by bit(serial)


Top
 Profile  
 
PostPosted: Wed Feb 01, 2012 12:52 pm 
Offline
Senior Member
Senior Member
User avatar

Joined: Sat Apr 09, 2011 3:55 pm
Posts: 348
Certs: CCIE CCNP-S CCDA MCSE RHCT Sec+ A+
the CPU isn't sending anything, the NIC does the sending and serializes the data onto the transmission medium (copper wire|fiber)

the CPU clock speed has nothing to do with access rate of the physical medium of the NIC... there is a bus between the NIC and the chipset/cpu/memory controllers


Top
 Profile  
 
PostPosted: Wed Feb 01, 2012 12:57 pm 
Offline
CCIE #38070
CCIE #38070
User avatar

Joined: Wed Jun 18, 2008 7:49 am
Posts: 12429
Location: London, UK
Certs: CCIE ,CC-NP/IP, JNCIP-SP, JNCIS-ENT, BC-/SPNE/NP
timhalo wrote:
mellowd wrote:
Why does the cpu need to get involved?


Do you hint at 'asic'?


Basically. I was hinting at the fact that the CPU itself is not the thing doing the sending of packets onto the wire.

_________________
www.mellowd.co.uk/ccie/


Top
 Profile  
 
PostPosted: Wed Feb 01, 2012 12:59 pm 
Offline
Member
Member

Joined: Fri Dec 17, 2010 3:56 am
Posts: 156
writeerase wrote:
the NIC does the sending and serializes the data onto the transmission medium (copper wire|fiber)

is NIC has a clock or not?


Top
 Profile  
 
PostPosted: Wed Feb 01, 2012 1:25 pm 
Offline
Member
Member
User avatar

Joined: Fri Apr 29, 2011 8:26 pm
Posts: 179
Location: Dallas
Certs: CCNP, CCIP, JNCIA, M&M, PB&J, etc.
dont they?


Top
 Profile  
 
PostPosted: Wed Feb 01, 2012 1:28 pm 
Offline
Member
Member

Joined: Fri Dec 17, 2010 3:56 am
Posts: 156
timhalo wrote:

if NIC don't have clock,
then how can synchronize its operation?


Top
 Profile  
 
PostPosted: Wed Feb 01, 2012 2:13 pm 
Online
Post Whore
Post Whore
User avatar

Joined: Tue Aug 21, 2007 2:15 pm
Posts: 8292
Location: Frederick MD
Certs: Instanity
actuaZly there are two clocks

here
http://en.wikipedia.org/wiki/Media_Inde ... _Interface

scroll down to section Gigabit Media Independent Interface

"implemented using an eight bit data interface clocked at 125 MHz:

_________________
"If you're good at anticipating the human mind. It leaves nothing to chance."
-Jigsaw


Top
 Profile  
 
PostPosted: Wed Feb 01, 2012 2:16 pm 
Offline
Member
Member

Joined: Tue Dec 15, 2009 3:05 pm
Posts: 110
Certs: ccna ccda ccnp
The clock is recovered from the line code so synchronisation is not necessary.


Top
 Profile  
 
PostPosted: Wed Feb 01, 2012 2:50 pm 
Offline
Member
Member

Joined: Fri Dec 17, 2010 3:56 am
Posts: 156
webster82 wrote:
The clock is recovered from the line code so synchronisation is not necessary.

NO
i think the NIC need clock for synchronization regardless the type of coding.


ristau5741 wrote:
actuaZly there are two clocks

here
http://en.wikipedia.org/wiki/Media_Inde ... _Interface

scroll down to section Gigabit Media Independent Interface

"implemented using an eight bit data interface clocked at 125 MHz:


that right the 1 Gigabit & 10 Gigabit Ethernet use Multi_level coding instead of using line coding(like in fast Ethernet)
so i think 10 Gbps can obtain by using clock 1250 MHZ(8*1250=10000 Mbps)

the NIC(by using Memory Buffer ) may send data to CPU or to memory as 16 or 32 bit at one time


Top
 Profile  
 
PostPosted: Thu Feb 02, 2012 5:23 pm 
Offline
Post Whore
Post Whore

Joined: Sun May 15, 2011 4:16 pm
Posts: 1422
Location: Belgium
Certs: CCNA Security, CCNP
class wrote:
as we know that maximum clock speed of CPU is 4 GHZ

Tell that to a professional overclocker :P
Also, ASICs do it in hardware, and the CPU, which can read 32, 64, perhaps 128 bits at a time, doesn't need to examine the entire packet. Just IP headers. So theoretically, an IPv4 destination address is read in one clock cycle on a x86 platform. Even if it takes two clock cycles, one +2Ghz CPU core may perhaps do 1Gbps of routing in software. But I'm no expert.

_________________
http://reggle.wordpress.com


Top
 Profile  
 
Display posts from previous:  Sort by  
Post new topic Reply to topic  [ 22 posts ]  Go to page 1, 2  Next

All times are UTC - 6 hours [ DST ]


Who is online

Users browsing this forum: Bing [Bot] and 10 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to:  
Powered by phpBB® Forum Software © phpBB Group